Award Abstract # 1527072
STARSS: Small: New Attack Vectors and Formal Security Analysis for Integrated Circuit Logic Obfuscation

NSF Org: CNS
Division Of Computer and Network Systems
Recipient: NEW YORK UNIVERSITY
Initial Amendment Date: July 31, 2015
Latest Amendment Date: July 31, 2015
Award Number: 1527072
Award Instrument: Standard Grant
Program Manager: Nina Amla
namla@nsf.gov
 (703)292-7991
CNS
 Division Of Computer and Network Systems
CSE
 Directorate for Computer and Information Science and Engineering
Start Date: September 1, 2015
End Date: August 31, 2019 (Estimated)
Total Intended Award Amount: $321,080.00
Total Awarded Amount to Date: $321,080.00
Funds Obligated to Date: FY 2015 = $321,080.00
History of Investigator:
  • Siddharth Garg (Principal Investigator)
    sg175@nyu.edu
Recipient Sponsored Research Office: New York University
70 WASHINGTON SQ S
NEW YORK
NY  US  10012-1019
(212)998-2121
Sponsor Congressional District: 10
Primary Place of Performance: New York University
NY  US  11201-3846
Primary Place of Performance
Congressional District:
07
Unique Entity Identifier (UEI): NX9PXMKW5KW8
Parent UEI:
NSF Program(s): Secure &Trustworthy Cyberspace
Primary Program Source: 01001516DB NSF RESEARCH & RELATED ACTIVIT
Program Reference Code(s): 7434, 7923, 8225
Program Element Code(s): 806000
Award Agency Code: 4900
Fund Agency Code: 4900
Assistance Listing Number(s): 47.070

ABSTRACT

Reverse engineering of integrated circuits (ICs) has become a major concern for semiconductor design companies since services to depackage, delayer and image an IC can be used to extract the underlying design. IP theft of this nature has not only economic impact due to IP theft, but also compromises the security of ICs used in military and critical infrastructure. The goal of this project is to gain a deeper understanding of the capabilities of an attacker who is trying to reverse engineer ICs that use current methods to camouflage their design, and develops stronger camouflaging techniques in light of these new attacks.

This project explores foundational analysis of the security of logic obfuscation using camouflaging. The project develops a fundamental security metric for logic obfuscation, D-security, that measures the minimum number of input patterns an attacker needs to know to decamouflage a circuit. This research devises strong and effective decamouflaging attacks in order to understand the vulnerabilities in existing approaches, and new fortified IC camouflaging mechanisms that are resilient to these attacks. This work addresses the economic and security concerns result from IC reverse engineering, and will be integrated in graduate and undergraduate coursework at NYU as well as in the Embedded Systems Challenge (ESC) at NYU's annual cyber-security awareness week.

PUBLICATIONS PRODUCED AS A RESULT OF THIS RESEARCH

Note:  When clicking on a Digital Object Identifier (DOI) number, you will be taken to an external site maintained by the publisher. Some full text articles may not yet be available without a charge during the embargo (administrative interval).

Some links on this page may take you to non-federal websites. Their policies may differ from this site.

Frank Imeson, Saeed Nejati, Siddharth Garg, Mahesh Tripunitara "Non-Deterministic Timers for Hardware Trojan Activation (Or How a LittleRandomness Can Go the WrongWay)" USENIX Worksop on Offensive Technologies , 2016
Maria I. Mera Collantes, Mohamed El Massad, Siddharth Garg "Threshold-Dependent Camouflaged Cells to Secure Circuits Against Reverse Engineering Attacks" International Symposium on Very Large Scale Integration , 2016
Maria MeraMohamed El MassadSiddharth Garg "Threshold-Dependent Camouflaged Cells to Secure Circuits Against Reverse Engineering Attacks." Conference Paper , 2016 10.1109/ISVLSI.2016.89
Mohamed El MassadFrank ImesonSiddharth GargMahesh Tripunitara "The Need for Declarative Properties in Digital IC Security" Conference Paper , 2017 10.1145/3060403.3066870
Mohamed El Massad ; Siddharth Garg ; Mahesh Tripunitara "The SAT Attack on IC Camouflaging: Impact and Potential Countermeasures" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , 2019 10.1109/TCAD.2019.2926478
Mohamed El Massad, Siddharth Garg, Mahesh Tripunitara "Reverse Engineering Camouflaged Sequential Circuits Without Scan Access" International Conference on Computer Aided Design 2017 , 2017
Zahra GhodsiSiddharth GargRamesh Karri "Optimal Checkpointing for Secure Energy Harvesting IoT Devices" ICCAD 2017 , 2017 10.1109/ICCAD.2017.8203802

PROJECT OUTCOMES REPORT

Disclaimer

This Project Outcomes Report for the General Public is displayed verbatim as submitted by the Principal Investigator (PI) for this award. Any opinions, findings, and conclusions or recommendations expressed in this Report are those of the PI and do not necessarily reflect the views of the National Science Foundation; NSF has not approved or endorsed its content.

Semiconductor integrated circuits (ICs) (or "chips") are the workhorse of modern electronics. The costs of designing a new IC are enormous; for this reason, attackers have incentive to copy existing designs using advanced reverse engineering techniques. IC reverse engineering and IP theft has become a major issue in the electronics industry, resulting in significant loss in revenue. "Circuit obfuscation" has been proposed as a defense mechanism to mitigate reverse engineering attacks. The idea is to hide the functionality of the IC by obfuscating the Boolean logic functionality of all or a subset of logic gates in the netlist (see Fig 1). The broad goals of this research were to formally analyze the security of state-of-the-art obfuscation techniques and to bridge any identified vulnerabilities.

To this end, the project has made multiple contributions:

1. Developing new attacks: we have developed new attacks showing that existing logic obfuscation techniques are ineffective. Our attacks are able to reverse engineer ICs within minutes to hours, whereas prior results suggested that these defenses would take years to break (see Fig. 2).

2. We have extended our analysis to new obfuscation methods that have emerged since the start of the project, including so-called "cyclic obfuscation." We have shown formally that cyclic obfuscation is no more secure than any of the existing obfuscation methods.

3. Our attacks have raised the question: is it possible to develop truly secure obfuscation methods? We have answered this question in the affirmative. By relying on techniques from modern cryptography, we have proposed a provably secure obfuscation scheme that is resilient not only against our attack but also any future attack. The drawback is that to achieve security, the designer has to pay large overheads in terms of area, power and performance. Mitigating these overheads becomes an outstanding research challenge.

The project has trained multiple graduate students, including students from under-represented minority groups in STEM, and resulted in a PhD thesis.The PI has communicated the results to many U.S. semiconductor companies, and disseminated the findings via invited talks, lectures and book chapters. The research has resulted in several publications, including a "Top Picks in Hardware Security" honor at the IEEE Transactions on Computer-Aided Design 2019.

 


Last Modified: 06/16/2020
Modified by: Siddharth Garg

Please report errors in award information by writing to: awardsearch@nsf.gov.

Print this page

Back to Top of page